



Fpga Implementation of Direct Digital Frequency Synthesizer with Cordic Algorithm

Nita Patil

Dept. Of E &TC ,P.S.G.V.P.Mandals D N Patel College of Engineering, Shahada, Nandurbar .

J. H. Patil

Dept. Of E &TC ,P.S.G.V.P.Mandals D N Patel College of Engineering, Shahada, Nandurbar .

ABSTRACT

The modern communication systems and software radio based applications demands fully digital receivers, consisting of only an antenna and a fully programmable circuit with digital modulators and demodulators. A basic communication system's transmitter modulates the amplitude, phase or frequency proportional to the signal being transmitted. An efficient solution (that doesn't require large tables/memory) for realizing universal modulator is CORDIC (CO-ordinate Rotation Digital Computer) algorithm. The CORDIC algorithm is used in the rotation mode, to convert the coordinates from polar mode to rectangular mode. The radius vector (r) and angle (θ) of a CORDIC processor can be programmed to generate the ASK, PSK and FSK signals. Modelsim simulator tool from mentor graphics will be used for functional simulation and verification of the modulator. The Xilinx synthesis Tools (XST) will be used to synthesize the complete modulator on Xilinx Spartan 3E family FPGA (XC3S500E). Xilinx placement & routing tools will be used for backed, design optimization and I/O routing.

KEYWORDS : CORDIC Algorithm, CORDIC Architectures, DDS, Communication System.

1. INTRODUCTION

Coordinate rotation digital computer (CORDIC) is a special purpose computer to compute many transcendental and nonlinear functions. This was proposed by Volder in 1959 [1]. The functions that can be computed using a CORDIC computer include logarithmic, trigonometric, hyperbolic, etc. [2]. CORDIC has become a popular tool to implement several digital systems, especially in the areas of digital signal processing (DSP), communications, computer graphics, etc. The simplicity of CORDIC lies in the fact that it can compute any of the above-mentioned operations using shifts and additions. The operating mode and the coordinate system are two key factors to compute the desired functions in the CORDIC. Many signal processing and communication systems operate CORDIC in circular coordinate system.

Frequency synthesizers, sometimes also called oscillators, are essential units of many communication systems. Many communication systems employ digital subsystems in their units, thus making the usage of digital systems more ubiquitous. Direct digital synthesizers (DDS) are a class of frequency synthesizers in digital domain, which generate waveforms of desired frequencies [3]. These generate waveforms like sine, cosine, triangular, square or rectangular, saw tooth, etc. As mentioned earlier, these have wide applications in satellite communication systems, RF signal processing, etc. DDS offers many advantages over analog oscillators such as precise tuning resolution of output frequency, fast hopping of phase that reduces phase related errors, and many more. Section 2 discusses the background, Sect. 3 discusses the proposed design, Sect. 4 discusses the implementation and results, and Sect. 5 concludes the paper.

2. BACKGROUND

DDS or direct digital frequency synthesizer (DDFS) consists of the following

blocks: phase accumulator (PA), phase-to-amplitude converter (PAC), digital-to-analog converter (DAC), and a low-pass filter. The block diagram of the system is shown in Fig. 1. The PA accumulates the phase according to the frequency control word (FCW). The PAC converts the input phase into output amplitude. Several phases to amplitude mapping mechanisms are described in [4]. More details on how to implement a DDS are given in [5-7] that describes the implementation of DDFS by using analog interpolation method.




Fig. 1 Block diagram of direct digital synthesizer

3. PROPOSED DESIGN

Figure 2 shows the RTL schematic of the proposed design, and Fig. 3 shows the RTL schematic of PA. Proposed design consists of implementing a DDS using CORDIC as a frequency-amplitude mapper block. Pipelined CORDIC is used in the proposed design to improve the throughput to one sample per one clock cycle.

CORDIC block in the proposed design consists of 16 stages and the precision is 8 bits. To improve the accuracy, the difference between the precision and number of CORDIC stages is maintained. Mapped CORDIC is used to map the output of CORDIC block to the entire circular coordinate system. The phase input to CORDIC consists of 16 angle bits and 2 quadrant bits. The output consists of 8 amplitude bits. The input to the PA consists of 18 phase bits. These input values are controlled by a 2 bit 'EN' input. The PA consists of an 18-bit signed adder with a register following it. The 18-bit phase word is called FCW. The proposed design houses three values for FCW. As the CORDIC block gives both sine and cosine values simultaneously, the advantage of the proposed design lies in generating the quadrature outputs. The microarchitectures of mapped CORDIC block is same as the one mentioned in [11].





Fig. 2 RTL schematic of proposed DDFS**4. RESULTS AND DISCUSSION**

The design is coded using VHDL, and the platforms considered for implementation are FPGA and ASIC. The output amplitude has a resolution of 8 bits. The phase difference between the quadrature outputs is maintained. The design is mapped on to a variety of Xilinx FPGA families to measure the performance. Figure 4 shows the chart of device utilization of the proposed design on a variety of FPGAs. The design is physically mapped on the Xilinx Virtex II FPGA.

**Fig.3 Simulated Result of Design****5. CONCLUSIONS**

This paper reported efficient VLSI implementation of CORDIC-based DDS in FPGA design flows. CORDIC-based PAC has provided the advantage of giving simultaneous quadrature outputs. The amplitude resolution is 16 bits. The design is physically tested on Xilinx Virtex II Pro FPGA development board. The proposed design is mapped on to a number of Xilinx FPGA families to compare the performance in terms of operating frequency while observing the device utilization in each of them.

REFERENCES

1. Volder, J.E.: The CORDIC trigonometric computing technique. IRE Trans. Electron.Comput. EC-8, 330-334 (1959) | 2. Walther, J.S.: A unified algorithm for elementary functions. Joint Spring Comput. Conf. 38,379-385 (1971) | 3. Bramble, A.L.: Direct digital frequency synthesis. In: 35th Annual Frequency Control Symposium, pp. 406-414 (1981) | 4. Vankka, J.: Methods of mapping from phase to sine amplitude in direct digital synthesis. IEEE Trans. Ultrason. Ferroelectr. Freq. Control 44(2), 526-534 (1997) | 5. Cordesses, L.: Direct digital synthesis: a tool for periodic wave generation (Part 1). IEEE Signal Process. Mag. 21(4), 50-54 (2004) | 6. Cordesses, L.: Direct digital synthesis: a tool for periodic wave generation (Part 2). IEEE Signal Process. Mag. 21(5), 110-112 (2004) | 7. McEwan, A., Collins, S.: Direct digital-frequency synthesis by analog interpolation. IEEE Trans. Circuits Syst. II, Exp. Briefs 53(11), 1294-1298 (2006) | 8. Madiseti, A., Kwentus, A.Y., Willson Jr, A.N.: A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range. IEEE J. Solid State Circuits 34(8), 1034-1043 (1999) | 9. Wang, S., Piuri, V., Swartzlander, E.E.: Hybrid CORDIC algorithms. IEEE Trans. Comput. 46(11), 1202-1207 (1997) | 10. Sung, T.-Y., Kyo, L.-T., Hsin, H.-C.: Low-power and high-SFDR direct digital frequency synthesizer based on hybrid CORDIC algorithm. In: International Symposium on Circuits and Systems, pp. 249-252 (2009) | 11. Prasad, N., Swain, A.K., Mahapatra, K.K.: FPGA implementation of pipelined CORDIC based quadrature direct digital synthesizer with improved SFDR. In: 2013 International Conference on Circuits, Power, and Computing Technologies, pp. 756-760 (2013)