Volume : IX, Issue : III, March - 2019

IMPLEMENTATION OF USB FOR HIGH SPEED DATA TRANSFER

Kuldeep Sharma

Abstract :

In this paper we design the physical layer of USB3.0 with Super Speed functionality. The physical layer consists of the PCI express and PIPE interface. The design can transfer data serially from transmitter to receiver at 2.5 Gb/s. The design generates a clock that runs at a frequency of 125MHz to transfer data in parallel interfaces. The architecture of the USB3.0 physical layer is proposed in this paper. The architecture is designed and implemented using Verilog HDL in Xilinx Vivado 2017.4

Keywords :

Article: Download PDF   DOI : 10.36106/ijar  

Cite This Article:

IMPLEMENTATION OF USB FOR HIGH SPEED DATA TRANSFER, KULDEEP SHARMA INDIAN JOURNAL OF APPLIED RESEARCH : Volume-9 | Issue-3 | March-2019

Number of Downloads : 685

References :