

PG Student, HGCE Vahelal

ABSTRACT Distributed Generation (DG) System based on renewable energy sources provides a good substitute to the centralized power generation systems which consumes fossil fuels and has imposed several problems on the environment. The safe operation of DG systems requires proper synchronization with power grids by using power electronics converters. The use of Phase Locked Loop (PLL) is an important technique for grid synchronization along with control optimization. This paper presents a comparative study between Dual Synchronous Reference Frame (DSRF) PLL based on synthesis circuit and Second Order Generalized Integrator (SOGI) based PLL. The comparative study has been made on the basis of how they track the phase angle during different abnormal grid conditions like voltage sag, line to ground fault and frequency deviations. The results are obtained from MATLAB/SIMULINK environment and are analyzed for feasibility of the study.

I. INTRODUCTION

The Distributed Generation (DG) systems based on renewable energy systems which include solar power, wind power, small hydro power etc. present a good prospect for the future power demands. The most important aspect of DG systems is their proper control so as to ensure sinusoidal current injection into the grid. For this their proper synchronization with the grid (utility voltage vector) is very essential [1]. The information about phase angle of utility voltage vector is very important especially to control the flow of active and reactive power and to turn on and off power devices [2]. Hence it should be tracked properly.

Phase Locked Loops (PLLs) are used as an important technique for grid synchronization and to track the phase angle. For single phase synchronization Linear PLL is used, whereas for three phase grid synchronization, PLLs based on

Synchronous Reference Frame (SRF) are used. But SRF PLL fails to detect the phase angle for unbalanced conditions [3-4]. To detect the phase angle in abnormal grid conditions various advanced PLL algorithms have been proposed like Double Synchronous Reference Frame (DSRF) PLL based on synthesis circuit proposed in [4], Decoupled Double Synchronous Reference Frame (DDSRF) PLL proposed in [5], etc. Enhanced PLL (EPLL) was proposed that synchronizes the three phases separately and does not use the Synchronous Reference Frame [6]. The PLLs based on Synchronous Reference Frame uses Park's Transformation which takes two orthogonal signals as inputs and generates constant voltages. To generate orthogonal components Clarke's transformation is employed [3-4]. The use of Second Order Generalized Integrator (SOGI) was proposed as an alternative of Clarke's transformation to generate orthogonal signals and then to use it for grid synchronization. Dual Second Order Generalized Integrator - Frequency Locked Loop (FLL) was proposed as an advanced method for grid synchronization [7-8]. Other than orthogonal signal generation SOGIs can be used as current controller, to eliminate harmonics [9] and to detect multiple grid frequencies. Multiple Second Order Generalized Integrator - Frequency Locked Loop (MSOGI FLL) was proposed in [10] which estimate not only the positive and negative sequence components at fundamental frequency but also other sequence components at multiple frequencies.

In this paper, a comparative study is made between DSRF PLL (based on synthesis circuit) and SRF PLL for phase angle detection under grid disturbances. Both the PLLs can accurately detect the phase irrespective of the grid conditions along with decoupling of positive and negative sequence components. But the steady state and dynamic response of the DSRF PLL is better than SRF PLL. Further, it demonstrates how the two PLLs can track the phase angle during some of the major abnormal grid conditions like voltage unbalance, line to ground fault and voltage sag etc. The difference in response of the two PLLs is studied in MATLAB/SIMULINK environment.

The organization of the paper is as follows: The paper begins with the description and mathematical analysis of SRF PLL (based on synthesis circuit) in section II. In section III, a detailed description and mathematical analysis of DSRF PLL is given. The general conclusion followed by references is revealed in section IV.

II. ANALYSIS OF SRF PLL

A synchronous Reference Frame PLL (SRF PLL) is mainly used for tracking the phase angle in case of 3-phase signals which works in a similar way as a linear PLL with only difference in the Phase Detector (PD) block. It uses Park's Transformation of a 3-phase signal as the PD. Figure 3.3 shows the block diagram of a SRF PLL in which va, vb, vc are the components of a 3-phase signal. First block in the figure is Clarke's Transformation which translates a 3-phase voltage vector from the *abc* natural reference frame to the $\alpha\beta$ stationary reference frame. The second block is the Park's Transformation which translates the $\alpha\beta$ stationary reference frame to rotating frame. A Proportional Integrator (PI) controller is used as loop filter [5].

Under unbalance utility conditions, the voltage vector can be expressed as:

 $v = v_{+} + v_{-} + v_{0}$

where subscripts +, – and 0 define the vector for the positive, negative and zero sequence components.

RESEARCH PAPER

Using Clarke's transformation, the voltage vector in the $\alpha\beta$ plane is given by: -.

$$\begin{bmatrix} v_{\alpha} \\ v_{\beta} \end{bmatrix} = \begin{bmatrix} U_{+} \cos \theta_{+} + U_{-} \cos \theta_{-} \\ U_{+} \sin \theta_{+} + U_{-} \sin \theta_{-} \end{bmatrix}$$

By Park's Transformation

$$\begin{bmatrix} v_{d} \\ v_{q} \end{bmatrix} = \begin{bmatrix} \hat{c} \cos \hat{\theta} & \sin \hat{\theta} \\ -\sin \hat{\theta} & \cos \hat{\theta} \end{bmatrix} \begin{bmatrix} u_{+} \cos \hat{\theta}_{+} + U_{-} \cos \hat{\theta}_{-} \\ u_{+} \sin \hat{\theta}_{+} + U_{-} \sin \hat{\theta}_{-} \end{bmatrix}$$
$$= \begin{bmatrix} U_{+} \cos(\theta_{+} - \hat{\theta}) + U_{-} \cos(\theta_{-} - \hat{\theta}) \\ U_{+} \sin(\theta_{+} - \hat{\theta}) + U_{-} \sin(\theta_{-} - \hat{\theta}) \end{bmatrix}$$
$$= \begin{bmatrix} U_{+} + U_{-} \cos(2\omega t) \\ U_{+} - U_{-} \sin(2\omega t) \end{bmatrix}$$

where ω is the angular frequency of voltage vector and =

 $\hat{\theta} = \theta_{\perp} = -\theta_{\perp} = \omega t$ in the steady state.

So if the conventional SRF PLL is used during unbalanced grid conditions the second harmonic ripples are so high that makes it difficult to get the information of phase angle and amplitude.



Figure 1 Block diagram of SRF PLL II. ANALYSIS OF DSRF PLL

In a DSRF PLL, as shown in figure 4, the d-axis component from the Park's transformation is fed to the synthesis circuit. This signal is actually the voltage amplitude in steady state. The synthesis circuit consists of a Low Pass Filter (L.P.F.), two multipliers, and two orthogonal trigonometric functions as shown in figure 2. The main objective of the orthogonal functions is to create orthogonal and in-phase signals with respect to the input signal, multiplying them with the amplitude.



Figure 2 Synthesis Circuit used in DSRF PLL-

These signals are used as decoupling signals as shown in the figure . The two PLLs are required to detect the positive and negative sequence at the same time. The signals generated by the synthesis circuit are used as feedback for the unbalanced input signal. The input to the Park's transformation v_{α} and v_{β} is the difference of actual v_{α} and v_{β} and the generated signals from the other PLL. As the process goes on the input to the PLL cleans up and the distortion at the output is cancelled. The positive sequence

is detected by the PLL with ω_{0+} as the initial angular frequency and the negative sequence is detected by the one with ω_{0-} as the initial angular frequency. The detailed mathematical analysis is given below



Figure 4 Block Diagram of DSRF PLL

At initial state $v_d = 0$, $\hat{\theta} = \omega_0 t$. Hence the output of the synthesis circuit is zero and decoupling circuit has no effect. Each PLL contains both positive and negative sequence information. In rotating reference frame, rotating with positive direction, the Park's transformation output is,

$$\begin{bmatrix} v_{d+} \\ v_{q+} \end{bmatrix} = U_{+} \begin{bmatrix} \cos(\theta_{+} - \hat{\theta}_{+}) \\ \sin(\theta_{+} - \hat{\theta}_{+}) \end{bmatrix} + U_{-} \begin{bmatrix} \cos(\theta_{-} - \hat{\theta}_{+}) \\ \sin(\theta_{-} - \hat{\theta}_{+}) \end{bmatrix}$$

 $\hat{\theta}_* = \omega_{0*}t$ at initial state, which is the approximate center angular frequency of positive sequence component. Then above equation becomes

$$\begin{bmatrix} v_{d+} \\ v_{q+} \end{bmatrix} = \begin{bmatrix} U_+ + U_- \cos(-2\omega_0 t) \\ U_- \sin(-2\omega_0 t) \end{bmatrix}$$

As it can be seen, there are some 2ω ripples in the *d*-axis component which is attenuated using a low pass filter. This makes the PLL more stable. The LPF is defined as

$$LPF(s) = \frac{\omega_c}{s + \omega_c}$$

Where ω_c is the cut off frequency of the LPF.

The PLL behaviour is analysed by using state variable model. The state equations can be derived as (taking 2 state variables, x_1 and x_2 as the state vectors):-

$$x_{1} = \omega_{c}(U_{+} - x_{1} + (U_{-} - x_{2})\cos(\theta_{+} - \theta_{-}))$$

$$x_{2} = \omega_{c}(U_{-} - x_{2} + (U_{+} - x_{1})\cos(\theta_{+} - \theta_{-}))$$

where ^

$$x_1 = U_{+}$$
$$x_2 = U_{-}$$

At steady state $x_1=U_1$ and $x_2=U_2$. This implies that the *d*-axis component will converge to input voltage vector amplitude after sometime, and the decoupling of signals by the synthesis circuit begins.

So each PLL input will be: $v_{\alpha+} = v_{\alpha} - U_{-}\cos\theta_{-} = U_{+}\cos\theta_{+}$ $v_{\beta+} = v_{\beta} - U_{-}\sin\theta_{-} = U_{+}\sin\theta_{+}$

And $v_{\alpha-} = v_{\alpha} - U_{+} \cos \theta_{+} = U_{-} \cos \theta_{-}$ $v_{\beta_{-}} = v_{\beta_{-}} - U_{+} \sin \theta_{+} = U_{-} \sin \theta_{-}$

Thus it can be seen that at steady state the two sequence components are perfectly decoupled and hence the PLL can perfectly track the phase angle for both the sequence components even in unbalanced grid conditions.

IV. RESULTS AND DISCUSSION

Response of SRF PLL and DSRF PLL Under Unbalanced grid voltage

The results obtained from simulation for DSRF PLL and SOGI PLL under line to ground fault are shown in Fig. 6. For this study, the gain of PI controller was taken as Kp=67.5 and Ki=100.



(c)

Figure 5: simulation results during unbalanced condition (a) Grid voltage waveform (c) detected phase angle.





REFERENCE [1]. A. Timbus, R. Teodorescu, F. Blaabjerg and M. Liserre, "Synchronization Methods for Three Phase Distributed Power Generation Systems. An Overview and Evaluation," in Proc. 2005 IEEE 36TH Power Electronics Specialists Conference, 2005. PESC '05, pp. 2474-2481. | [2]. V. Kaura and V. Blasko, "Operation of Phase Locked Loop System Under distorted utility condition," IEEE tarms. On industry Applications vol. 33, no. 1, pp. 58-63, 1997. | [3]. Francisco D. Freijedo, Jesus Doval-Gandoy, Oscar Lopez, Carlos Martinez-Penalver, Alejandro G. Yepes, Pablo Fernandez-Comesana, Andres Nogueiras, JanoMalvar, Nogueiras, Jorge Marcos and Alfonso Lago, "Grid-Synchronization Methods for Power Converters," Proc. Of IEEE 35thIndustrial Electronics Society Annual Conference. IECON '19:: pp. 522 – 529, 2009. | [4]. FANG Xiong, WANG Yue, LI Ming, WANG Ke and LEI Wanjun, "A Novel PLL for Grid Synchronization of Power Electronic Converters in Unbalanced and Variable-Frequency Environment," Proc. of IEEE International Symposium on Power Electronics for Distributed Generation Systems: pp. 466-471, 2010. | [5]. P. Rodriguez, J. Pou, J. Bergas, J. I. Candela, R. P. Burgos and D. Boroyevich, "Decoupled Double Synchronous Reference Frame PLL for Power Converters Control,", IEEE Transactions on Power Electronics, vol. 22, pp. 584-592, 2007. | [6]. M.Karimi-Ghartemani and M.R.Iravani, "A method for synchronization of power electronic converters in politiet and viriable-frequency environments". IEEE Transactions on Power Systems, vol. 19, pp. 1263-1270. Frame PLL for Power Converters Control,", IEEE Transactions on Power Electronics, vol. 22, pp. 584-592, 2007. [[6]. M.Karimi-Ghartemani and M.R.Iravani, "A method for synchronization of power electronic converters in polluted and variable-frequency environments,", IEEE Transactions on Power Systems, vol. 19, pp. 1263-1270, 2004. [[7]. P. Rodriguez, A. Luna, M. Ciobotaru, R. Teodorescu and F. Blaabjerg, "Advanced Grid Synchronization System for Power Converters under Unbalanced and Distorted Operating Conditions," in Proc. 2006 IEEE – 32nd Annual Conference on Industrial Electronic. IECON 2006, pp. 5173-5178. [[8]. P. Rodriguez, R. Teodorescu, I. Candela, A. V. Timbus, M. Liserre and F. Blaabjerg, "New Positive-sequence Voltage Detector for Grid Synchronization of Power Converters under Faulty Grid Conditions," in Proc. 2006 IEEE 37TH Power Electronics Specialists Conference, 2006. PESC '06. pp. 1-7. [9]. F. J. Rodriguez, E. Bueno, M. Aredes, L.G.B. Rolim, F.A.S. Neves and M.C. Cavalcanti, "Discrete-Time Implementation of Second Order Generalized Integrators for Grid Converters," in Proc. 2008 34th IEEE Annual Conference on Industrial Electronics. IECON 2008, pp. 176-181. [10]. P. Rodriguez, A. Luna, I. Etxeberria, J.R. Hermoso and R. Teodorescu, "Multiple Second Order Generalized Integrators for Harmonic Synchronization of Power Converters," in Proc. 2009 IEEE Energy Conversion Congress and Exposition, 2009. ECCE '09, po. 2239-2246. [1111. M. Ciobotaru, R. Teodorescu, and F. Blaabierg, "A New Sinole-Phase PLL Structure Based on Second Order Generalized Integrators for General Integrators' in Proc. pp. 2239-2246. [11]. M. Ciobotaru, R. Teodorescu and F. Blabjerg, "A New Single-Phase PLL Structure Based on Second Order Generalized Integrator, 2006 37TH IEEE Power Electronics Specialists Conference, 2006. PESC '06. pp. 1-6. [12]. L.R. Limongi, R. Bojoi, C. Pica, F. Profumo and A. Tenconi, "Ana Comparison of Phase Locked Loop Techniques for Grid Utility Applications," in Proc. IEEE Power Conversion Conference, 2007. PCC '07, pp. 674-681. [] "Analysis and



Figure 6: simulation results of DSRF PLL during unbalanced condition (a) Grid Voltage Waveforms (d) Detected Phase Angle of Positive Sequence Component (e) Detected Phase Angle of Negative Sequence Component.

V. CONCLUSIONS

The paper presents the comparative analysis of Synchronous Reference Frame (SRF) PLL with Dual Synchronous Reference Frame (DSRF)PLL with synthesis circuit for detecting the phase during major grid abnormalities like unbalanced grid condition. From this study, it can be seen that, DSRF PLL detects the phase angle by decoupling the positive and negative sequence components and tracking the corresponding phase angles components. Further, the transients response of DSRF PLL during grid abnormalities is better than SRF PLL, even though both the PLLs can detect the phase angles accurately.