Volume : I, Issue : VI, November - 2012

Multi serial to Ethernet High Speed DATA Networks

E. Purushotham Reddy, Sk. Saidulu

Abstract :

The Multi serial Ethernet high speed data network programmable gate array (FPGA) with network interface chip is implemented in this project. The Ethernet send data as frame format after receiving serial data, indirectly achieves multi–serials communication, simplifies cabinet wiring and improves CPU’s efficiency. In this project we use UARTS .Speed on Ethernet is limited to maximum 100 Mbps only In this net work provide without internet using LAN connection Various data will be captured by FPGA and will be sent on a serial line. read the data from these UARTS Receive and transform the data in it. On FPGA logic also will be implemented to read data from multiple numbers of serial ports. Write data in to memory location and transmitted data out put The WIZ Net module takes data from serial port and sends to PC in Ethernet form. In PC application will be developed to read data from Ethernet.

Keywords :

UART   LAN   CPU   MAX232   TCP/IP   Ethernet   Xilinx   FPGA   VHDL     

Article: Download PDF   DOI : 10.36106/ijsr  

Cite This Article:

E. Purushotham Reddy, SK. Saidulu Multi serial to Ethernet High Speed DATA Networks International Journal of Scientific Research, Vol.I, Issue.VI Nov 2012


Number of Downloads : 1272


References :