VLSI Implementation of High performance 128–bit Binary adder - Current Issue - IJSR