Fast pipelined AES algorithm implemented on Xilinx FPGAs - Current Issue - IJSR