

# Design of Ultra Small Low Power High Performance Differential Amplifier Using CMOS in 70nm Technology



## Engineering

**KEYWORDS :** Gain-bandwidth product, CMRR, Phase Margin, Differential pair.

**Arvind Hardiya** Student, Dept. of E& C CIIT, Indore (M.P.)

**Sheetesh Sad** Assitant Prof., CIIT, Indore

### ABSTRACT

*At present, a high performance analog circuit using low voltage is strongly demanded. The differential amplifier is one of the most versatile circuits used in analog circuit design because of their excellent performance as amplifier and it is used in various applications. In this paper we have simulate a differential amplifier in 70nm CMOS technology which has high gain bandwidth product, low power dissipation. The phase margins, CMRR, output voltage swing are obtained for the circuit. In this paper we propose a new model of differential amplifier for high performance. This circuit is operated at 1.2v supply voltage.*

### 1. Introduction of Differential amplifier

The differential amplifier is one of the most versatile circuits used in analog circuit design. These are widely used in the electronics industry and are generally preferred over their single-ended counterparts because of their better common-mode noise rejection, reduced harmonic distortion, and increased output voltage swing [3, 7]. It is also very compatible with integrated circuit technology and serves as the input stage to most of operational amplifier [13].

This paper deals with the designing and characterization of a low power high performance differential amplifier with active load and differential output. Section-II deals with basic and proposed differential amplifier. Design specification and the performance analysis are explained in section III. Simulation results are tabelized in section IV. Finally conclusion is drawn in section V.

### 2. Basic differential amplifier

Differential amplifier is designed to amplify the difference between two input signals. They can amplify a small difference between two signal levels and ignore any common level shared between them.[9]. In ideal differential amplifier the common mode gain should be zero and thus CMRR should be infinite, also the gain bandwidth product should be infinite [14, 6]. Practical differential amplifiers have non-zero common mode gain, therefore, the CMRR becomes finite and they have non-zero offset voltage [15]. CMOS differential amplifiers are used for various applications because a number of advantages can be derived from these types of amplifier, as compared to single-ended amplifier. The Differential amplifiers are used where linear amplification having a minimum of distortion is desired [4]. In Fig. a. shows the basic differential amplifier that uses N channel MOS-FETs M3 and M4 to form a differential amplifier. M3 and M4 are bias with current sink  $I_{ss}$  connected to the source of M3 and M4. This configuration of M3 and M4 is often called a source coupled pair. The current sink  $I_{ss}$  is implemented using M1 and M2 [11].




Fig. a Basic CMOS Differential Amplifier

The transistor M3 and M4 are perfectly matched and always worked in saturation region. The behavior of large signal analysis is given as [1, 2]:-

$$V_{in1} - V_{in2} = \sqrt{\frac{2I_{D1}}{\mu_n C_{ox} \frac{W}{L}}} - \sqrt{\frac{2I_{D2}}{\mu_n C_{ox} \frac{W}{L}}}$$

The design equation for differential amplifier

where  $U_n C_{ox} = \beta$  and  $I_{ds1} = I_{ds2}$

$$I_{D1} = \frac{I_B}{2} + \frac{I_B}{2} \sqrt{\frac{\beta V_{in}^2}{I_B} - \frac{\beta^2 V_{in}^4}{4I_B^2}}$$

$$I_{D2} = \frac{I_B}{2} - \frac{I_B}{2} \sqrt{\frac{\beta V_{in}^2}{I_B} - \frac{\beta^2 V_{in}^4}{4I_B^2}}$$

Equation for Gain

$$A_v = \frac{V_{out}}{V_{in}}$$

$g_m = \sqrt{I_B \beta}$  The transconductance of the amplifier is

It is interested to note that as  $I_B$  is increased the transconductance also increases

Equation for Power Dissipation

$$P_{diss} = V_{DD} I_S$$

Common mode rejection ratio

$$CMRR = \frac{A_d}{A_c}$$

### Proposed CMOS Differential Amplifier

The proposed differential amplifier is shown in fig. b. this circuits provide better differential gain and very small common mode gain thus, the CMRR of the proposed amplifier is high. The transistors M1 and M2 form the input stage of the differential amplifier and M3 and M4 are for the output stage. Transistors M5 and M6 are used for current sink, and transistors M8, M9, M10, and M11 are PMOS that are used as active load [5, 10].

It is difficult to fabricate resistors with tightly controlled values or a reasonable physical size. Consequently, it is desirable to replace resistors with MOS transistors [8]. The differential input is applied between the gate terminal or control of M1 and M2, and the output can be taken across the drain of M3 and M4 [12]. The proposed differential amplifier structure is simulated with  $L=2/1$  and  $W/L=4/1$  for NMOS and PMOS respectively in order to obtain the proper matching. Simulation in differential mode is

carried out by taking AC DC and Transient as input to gate terminal of M1 and the gate of M2 is in invert polarity.in order to analysis the common mode the gate of M1 and M2 is shorted and then the signal is applied for simulation.




Figure b Proposed CMOS Differential Amplifier

3. Design specification and the performance analysis

The AC response for common mode and differential mode analysis as shown in fig. a. and b. This result shows the voltage gain, phase margin, CMRR and gain-bandwidth product. This result shows that the circuit works properly up to 7.35 MHz frequency. After this frequency the performance of the circuit is poor. The DC response shows the voltage transfer characteristics in common mode and differential mode configuration in fig. c. and d. The Transient response shows the output voltage swing in common mode and differential mode as shown in fig. e. and f. The wave form of common mode rejection ration is obtain by the AC analysis as shown in fig g.




Figure. a. AC response obtained in differential mode.




Figure. b. AC response obtained in common mode .





Figure. c. DC response obtained in common mode






Figure. d. DC response obtained in differential mode




Figure. e. Transient response obtained in common mode.




Figure. f. Transient response obtained in differential mode




Figure. g. The waveform of CMRR with the help of AC analysis.

4. Simulation Results

Simulation results obtained using Tanner EDA Tool 14.11v for different analysis are summarized in Table-1

Table 1

Parameters	Ref.1	Ref. 2	Obtain Value
Channel Length	1um	1um	70nm
Supply Voltage	3.3V	3.14V	1.2v
Gain	40dB	-	36.4 dB
Gain-Bandwidth Product	41.78Mhz	-	795 MHz
Cut-off Frequency	100Khz	5Mhz	11.5 MHz
Phase Margin	-	-	62deg
CMRR	-	-	54.3dB
Power Dissipation	0.33mW	1mW	0.28mW
Output Voltage Swing	-	-	0.905v

5. Conclusions

In this paper a low power high performance differential amplifier using CMOS is designed and characterized. This circuit is suitable for low voltage and low common mode gain. The design is carried out using 70nm technology and supply voltage is 1.2v applied. For better performance we use PMOS load instead of resistive load. These circuits give the better result than the reference values. The obtain result are – CMRR 54.3db, phase margin 62 deg, gain bandwidth product 795 Mhz, gain 36.3db, power dissipation 0.28mW. The circuit can be used in design of low voltage operational amplifier, voltage controlled oscillators (VCO), Operational amplifiers.

## REFERENCE

1. Razavi B. Design of Analog CMOS Integrated Circuits, New York: McGraw-Hill, 2001. | 2. R. Jacob Baker, Harry W. Li and David E. Boyce, "CMOS Circuit Design, Layout and Simulation," IEEE Press Series on Microelectronic Systems | 3. Raj Kumar Tiwari, Ganga Ram Mishra and Maheshwar Misra "A New High Performance CMOS Differential Amplifier", IEEE ISSN 0975- 6450 Volume 1 Number 2 (2009) pp. 147-154 | 4. Priyanka Kakoty, "Design of a high frequency low voltage CMOS operational amplifier" International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.1, March 2011 | 5. Alpana Agarwal and Chandra Shekhar, "Figure-of-Merit-Based Area-Constrained Design of Differential Amplifiers" Volume 2008, Article ID 847932 | 6. Phillip E. Allen and Douglas R. Holberg CMOS analog circuit Design, II edition, Oxford University Press, New York 2002. | 7. Amit Kumar Singh, Vivek Kumar, Mamta Khosla , "Characterization of CMOS Differential Amplifier with Active Load and Single-Ended Output," | 8. Amara Yadav "Design of Two-Stage CMOS Op-Amp and Analyze the Effect of Scaling" International Journal of Engineering Research and Applications (IJERA) ISSN Vol. 2, Issue 5, September- October 2012, pp.647-654. | 9. V.S. Raju, Mandapati, Nishanth P V and Roy Paily "Study of Transistor Mismatch in Differential Amplifier at 32 nm CMOS Technology" IJCSI International Journal of Computer Science Issues, Special Issue, ICVCI-2011, Vol. 1, Issue 1, November 2011. | 10. Mr. D. K. Shedge, Dr. P. W. Wani, and Dr. M. S. Sutaone "A CMOS Based Balanced Differential Amplifier with MOS Loads" Int. J. on Recent Trends in Engineering and Technology, Vol. 7, No. 2, July 2012. | 11. Reetesh V. Golhar, Mahendra A. Gaikwad, Vrushali G. Nasre "Design and Analysis of High Performance Operational Transconductance Amplifier" International Journal of Scientific and Research Publications, Volume 2, Issue 8, August 2012. | 12. Shweta karnik, Ajay kumar kushwaha, pramod kumar jain, D. S. ajnar " Design of Operational Trans conductance Amplifier in 0.18 $\mu$ m Technology," International Journal of Modern Engineering Research (IJMER), Vol.2, Issue.1, pp-01-03. | 13. Vikas sharma,Anshul jain "Design of two stage high gain opamp" Paripex -Indian Journal of Research Volume : 2 | Issue : 3 | march 2013. | 14. Ankit Kapil, Arpan Shah, Rekha Agarwal, Sandhya Sharma "Analysis and Comparative Study of Different Parameters of Operational Amplifier Using Bipolar Junction Transistor and Complementary Metal Oxide Semiconductor Using Tanner Tools," International Journal of Soft Computing and Engineering (IJSC) ISSN: 2231-2307, Volume-2, Issue-5, November 2012. | 15. ZeljkoButkovic and AleksabdarSzabo "Analysis of CMOS Differential Amplifier with Active Load and Single-Ended Output", IEEE Melecon, May 12-15, 2004, Dubrovnik, Croatia, pp 417-420. 2004. |