Volume : II, Issue : I, January - 2013

A new Parallel Counter Architecture with Reduced Transistor Count for Power and Area Optimization

Dr. K. Babulu , K. Venkateswara Rao

Abstract :

Keywords :

Article: Download PDF    DOI : https://www.doi.org/10.36106/paripex  

Cite This Article:

A NEW PARALLEL COUNTER ARCHITECTURE WITH REDUCED TRANSISTOR COUNT FOR POWER AND AREA OPTIMIZATION, Dr. K.Babulu , K.Venkateswara Rao GLOBAL JOURNAL FOR RESEARCH ANALYSIS : Volume-2 | Issue-1 | January-2013


Number of Downloads : 113


References :