Volume : III, Issue : V, May - 2014

Design and Implementation of GABOR Type Filter on FPGA

Sarika R

Abstract :

The gabor filter architecture used in this paper is suitable for real time applications with high pixel rates. The structure is capable of processing images using floating point computation. In this ief, we also discuss about FIR and CNN based gabor filter implementation methods. Xilinx ISE suite is used for simulation. Verilog HDL is used for mapping the algorithm in VLSI and FPGA implementation is done on SPARTAN– 3E.

Keywords :

Article: Download PDF   DOI : 10.36106/ijsr  

Cite This Article:

Sarika R Design and Implementation of GABOR Type Filter on FPGA International Journal of Scientific Research, Vol.III, Issue. V, May 2014

Number of Downloads : 704

References :