Volume : I, Issue : VI, November - 2012

Design and Implementation of Parallel Mac by Booth Algorithm

B. Jyothirmai, M. Premalatha

Abstract :

The multiplier and multiplier – accumulator (MAC) are the essential elements of the digital signal processing such as filtering, convolution, and Inner products.In this paper, a new architecture of MAC for high–speed arithmetic has been designed. By combining multiplication with accumulation and devising a hyid type of carry save adder (CSA), the performance was improved. Since the accumulator that has the largest delay in MAC was merged into CSA, the overall performance was elevated. The designed CSA uses 1’s–complement based Modified Booth’s Algorithm (MBA) and has the modified array for the sign extension in order to increase the bit density of the operandsThe New architecture of parallel MAC based on Modified Booth Algorithm is implemented using Verilog HDL (Hardware Description Language) and its functionality is verified through simulation using simulation software Xilinx–ISE 9.2i tool.

Keywords :

Article: Download PDF   DOI : 10.36106/ijsr  

Cite This Article:

B.jyothirmai, M.premalatha Design and Implementation of Parallel Mac by Booth Algorithm International Journal of Scientific Research, Vol.I, Issue.VI Nov 2012

Number of Downloads : 1161

References :