Volume : II, Issue : V, May - 2013
Error and Crosstalk Coding for CDMA On – Chip Communication Buses
S. Mothilal Nehru, P. Vijayakumar, E. Sivakumar
Abstract :
The communication requirements of large multiprocessor SoCs (MP–SoCs) can be conveniently met by the Network on Chip (NoC) paradigm. Network on Chip (NoC) is an enabling methodology of integrating a very high number of intellectual Property (IP) blocks in a single System on Chip (SoC). A major challenge that NoC design is expected to face is the intrinsic unreliability of the interconnect infrastructure. Some error may be occurring due to crosstalk and noise. In this project a simple coding scheme called Crosstalk Avoiding Double Error Correction Code (CADEC) is used for the application of CDMA bus in SoCs. The encoder is a simple combination of hamming coding followed by DAPS encoding to provide protection against crosstalk. In CADEC, the expected energy per bit will be less than in ED, as CADEC retransmits only when there are three or more errors compared to ED which retransmits even when there is a single error. Thus CADEC provides significant energy savings.
Keywords :
Article:
Download PDF
DOI : 10.36106/ijsr
Cite This Article:
S. Mothilal Nehru, P. Vijayakumar, E. Sivakumar Error and Crosstalk Coding for CDMA On‾Chip Communication Buses International Journal of Scientific Research, Vol.II, Issue.V May 2013
Number of Downloads : 1108
References :
S. Mothilal Nehru, P. Vijayakumar, E. Sivakumar Error and Crosstalk Coding for CDMA On‾Chip Communication Buses International Journal of Scientific Research, Vol.II, Issue.V May 2013
Our Other Journals...
-
Indian Journal of
Applied Research Visit Website -
PARIPEX Indian Journal
of Research Visit Website -
Global Journal for
Research Analysis Visit Website